UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29158

10.1 Timing Analysis - FROM:TO Hold analysis on Virtex4 design

Description

Keywords: hold, from, to, analysis, Virtex4, designs

How can I do hold analysis on my FROM:TO constraints in my Virtex4 design?

Solution

Set the following environment variable:
setenv XIL_TIMING_HOLDCHECKING YES

AR# 29158
Date Created 09/04/2007
Last Updated 06/17/2008
Status Archive
Type General Article