UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29164

LogiCORE CPRI v1.1 - The core fails to omit the FIFO transmit time measurement circuit

Description

When using CPRI, setting C_R21_TIMER to False does not omit the FIFO transit time measurement circuit.

Solution

This issue will be fixed in the next release.

AR# 29164
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article