Why do I see simulation mismatches at the beginning of my HDL simulation generated from System Generator for DSP if Synplify is used for synthesis?
This can be caused by a known issue in which Synplify and Synplify Pro incorrectly optimize constants that drive shift register delay lines such that the delay is removed and the constant value is presented earlier than intended.