UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29171

Virtex-5 GTP RocketIO - GTP timing simulations fail in ISE 9.2.02

Description

The timing simulation model for the GTP_DUAL in ISE 9.2.02 contains a bug that can cause the GTP RX interface to output Xs in Verilog timing simulation. The failures will occur only in timing simulations that include the GTP_DUAL and only when using ISE 9.2.02. Behavioral simulation is not affected. This Answer Record contains a patch to fix GTP timing simulation in ISE 9.2.02.

Solution

To install the patch.  

 

1. Backup the X_GTP_DUAL.v file in the %Xilinx%\verilog\src\simprims directory in a temporary directory. 

2. Download the patched file here:  

http://www.xilinx.com/txpatches/pub/utilities/fpga/ar_24367_patch.zip
3. Overwrite X_GTP_DUAL.v in the %Xilinx%\verilog\src\simprims directory with the patched file. 

4. Re-run COMPXLIB. 

 

Alternatively, you can compile the patched X_GTP_DUAL.v directly into your simulation. For example, in ModelSim add the line vlog -work simprims_ver X_GTP_DUAL.v to your .do script.

AR# 29171
Date Created 09/04/2007
Last Updated 05/22/2014
Status Archive
Type General Article