UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29172

LogiCORE FIFO Generator v4.1 - In behavioral simulation, power up value for DOUT and VALID signals are undefined

Description

For FIFOs configured with standard read mode and that use embedded registers (which results in a read latency of 2 clk cycles), the following power up values are incorrect in the behavioral models: 

 

1) Verilog behavioral model: DOUT and VALID powers up on 'x' and changes to '0' after the first clk edge 

2) VHDL behavioral model: DOUT powers up on 'U' and changes to '0' after the first clk edge. VALID power ups correctly.

Solution

This issue is seen only in behavioral simulation. Please use structual simulation model instead of behavioral simulation. The structural model can be generated by selecting Core Generator GUI, under Project Option, Generation Tab.

AR# 29172
Date Created 09/04/2007
Last Updated 05/22/2014
Status Archive
Type General Article