We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29200

9.2i EDK, MPMC v3.00a - Initialization does not complete with read-only XCL ports as port 0


Calibration does not finish, and INIT_DONE does not go High when a read-only XCL port is used at port 0 of the MPMC. It affects only Virtex-4 and Virtex-5 MIG-based PHYs.  


How do I resolve this issue?


The MPMC requires the training port to be moved to a PIM which has a writeable interface so that the calibration data can be written into memory. To fix this issue, either use a writeable port on the first PIM port, or manually change the port used by calibration using the C_WR_TRAINING_PORT attribute to choose a different port. 


This will be fixed in EDK version 10.1i

AR# 29200
Date Created 10/28/2007
Last Updated 05/22/2014
Status Archive
Type General Article