UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29227

9.2i MAP - "INTERNAL_ERROR:Pack:pki3aiomend.c:419:1.11 - Expected a valid output signal for block"

Description

When I run MAP in ISE 9.2i, the following fatal error message occurs:

'INTERNAL_ERROR:Pack:pki3aiomend.c:419:1.11 - Expected a valid output signal for

block..."

When is this problem going to be fixed, and is there a way to work around this issue?

Solution

This problem will be fixed in ISE 11.1, which is scheduled for release in Spring 2009.

This error occurs when an IDDR is implemented in a design, but only one of the outputs from the IDDR is used. Using only one of the outputs from an IDDR is valid, and this error can be safely ignored.

For versions of ISE prior to version 11.1, use the following to work around the problem:

Solution

This internal error can be safely ignored as long as mapping completes. The MAP process will report failure, but will still produce a completed NCD and PCF. The NCD and PCF files can be used to run the design through PAR, DRC, and BITGEN in command line without complications.

AR# 29227
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article