UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29240

Virtex-5 System Monitor - How do you declare I/O pins as auxiliary analog input pins?

Description

How do you declare I/O pins as auxiliary analog input pins of System Monitor?

Solution

When instantiating the System Monitor, its auxiliary analog input pins have to be declared as such in the top level port mapping. MAP and PAR will automatically place them correctly.

For example, in VHDL :

entity toplevel is

Port ( clk : in STD_LOGIC;

Vauxp_15 : in STD_LOGIC;

Vauxn_15 : in STD_LOGIC;

----

SYSMON_inst : SYSMON

Port map (

---

VAUXP => Vccauxp_int,

VAUXN => Vccauxn_int

);

Vccauxp_int <= Vauxp_15 & "000000000000000";

Vccauxn_int <= Vauxn_15 & "000000000000000";

Linked Answer Records

Associated Answer Records

AR# 29240
Date Created 09/04/2007
Last Updated 02/28/2013
Status Active
Type General Article