We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29274

9.2.02 ChipScope Pro - When I use ChipScope in a Spartan-3ADSP or Spartan-3AN, BitGen shows "ERROR:PhysDesignRules:842 - Dangling pins on"


Keywords: BSCAN, ERROR:Bitgen:25, Generate Programming File

After inserting a ChipScope ICON core in my Spartan-3ADSP or Spartan-3AN design, I see errors when I generate a bit file. These problems do not get flagged in MAP or PAR. The error messages are:

ERROR:PhysDesignRules:842 - Dangling pins on block:<ICON BSCAN instance name>. Must use the input pins
ERROR:Bitgen:25 - DRC detected x errors and x warning


This error can be ignored and worked around by turning off DRC checking in BitGen. If there are no other DRC errors, this is a safe workaround. This is done using the -d switch to skip DRC or by right-clicking the "Generate Programming File Process" in ISE and selecting this option in the Properties. This issue will be resolved in ChipScope Pro 9.2.03i.
AR# 29274
Date Created 10/28/2007
Last Updated 02/20/2008
Status Active
Type General Article