We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29357

Virtex-5 PLL - How do I set up the PLL as a PMCD?


The Virtex-5 devices do not have Phase-Matched Clock Dividers (PMCDs), but the Virtex-5 PLL can be used as PMCD. How do I set up the PLL as a PMCD?


The only supported way to use the PLL as a PMCD is to instantiate the Virtex-4 PMCD and allow the tools to perform the mapping.

To ensure that the PLL is correctly set-up and operates within the specification, please refer to the PLL Switching Characteristics in the Data Sheet and verify that the CLKIN of the PMCD falls within the Fmin and Fmax of the PLL. You can then apply a valid constraint on the CLKIN of the PMCD so that the DRC can check that the PLL operates within a valid range.

In the ISE Design Suite 13.1, the tools will error outif a PLL is used as a PMCD. The reason for the failure is that the default CLKIN_PERIOD results in an invalid set-up from ISE Design Suite 13.2 onwards. You will see an informational message to this effect, however, you still need to verify that the CLKIN meets the requirements and that the PERIOD constraint is applied.

AR# 29357
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • More
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Less
  • PLL Module