UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29368

Virtex-5 GTP Aurora v2.8 - Release Notes and Known Issues for 9.2i IP Update 2

Description

This Release Notes and Known Issues Answer Record is for the GTP Aurora v2.8, released in 9.2 IP2, and contains the following information:

- New Features

- Bugs fixed

- Known Issues

Solution

Release Notes

- ChipScope Pro cores can be added to the GTP Aurora Core from the Xilinx CORE Generator tool.

- GTP Aurora Core has been enhanced to include timer-based Simplex mode. This Simplex mode does not rely on sideband signals.

- UCF file is generated only for LX50T device

Bugs Fixed in v2.8

- CORE Generator aborts with an error as a result of the nonexistence of a UCF file

- CORE Generator issues an error when the "No silicon version selected" option is used

Known Issues

- The LX220T is not yet supported in the example design.

AR# 29368
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article