UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29373

14.x Timing Analyzer - "WARNING:Timing:3175 - Clk does not clock data to %s"

Description

The following warnings are reported in the timing report:

"WARNING:Timing:3175 - Clk does not clock data to datain"
"WARNING:Timing:3225 - Timing constraint COMP "datain" OFFSET = OUT 10 ns AFTER COMP "Clk"; ignored during timing analysis."

Solution

Please ensure that the register, which synchronizes the data from "datain" pin, is clocked by the pad clock "Clk" or the clock derived from the pad clock "Clk". Only a pad clock name can be referred to in this constraint.
AR# 29373
Date Created 03/24/2008
Last Updated 01/29/2013
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less