When trying to synthesize a MAC which has Asycnronous Reset in a Virtex-5 device and in ISE_91 gives the following error.
How do we overcome this error ?
There are two possible work arounds for this
1. Use Synchronous Resets.
2. Use the Asychronous to Synchronous option available in XST property under HDL Options.