UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29393

Spartan-3A DSP FPGA - Speed Files Revision History

Description

What is the revision history for the Spartan-3A DSP FPGA families?

Solution

Speeds Files Revision History  

 

1.33 Release: Description and Explanation of Changes - ISE 10.1sp3 

- Updated Output Adjustments for Automotive Devices (a3sd3400a and a3sd1800a) 

 

1.32 Release: Description and Explanation of Changes - ISE 10.1sp2 

- Updated maximum frequency limits for DCM 

- Automotive devices: Increased delay for Input I/O Standards 

- Improvements to the Timing Model for the DSP48A component 

 

1.31 Release: Description and Explanation of Changes - ISE 10.1 

- Added support for Automotive devices 

- No values were changed from 1.30 to 1.31 

 

1.30 Release: Description and Explanation of Changes - J.39 

- Add support of Absolute Minimum values 

- Change Status to PRODUCTION for -4 and -5 speed grade 

- Updated delay values for -4 speed grade 

 

1.29 Release: Description and Explanation of Changes 

- Updated values for DSP48 component for -4 and -5 speed grades 

- Updated I/O Standard, block RAM, DCM, and IOB values 

 

1.27 Release: Description and Explanation of Changes - J.32 

- Updated values for DSP48 

 

1.26 Release: Description and Explanation of Changes 

- Updated values for DSP48

AR# 29393
Date Created 09/03/2007
Last Updated 05/16/2014
Status Archive
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • Less