UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29464

11.1 EDK - "ERROR:HDLParsers:3621 - "system.vhd" Line 31. The basic identifier... is illegal because it ends with an underline character (VHDL IEEE 1076-2000 LRM 13.3.1)."

Description

When I try to add an external port in MHS while running synthesis in EDK, the following error occurs:

"ERROR:HDLParsers:3621 - "system.vhd" Line 31. The basic identifier... is illegal because it ends with an underline character (VHDL IEEE 1076-2000 LRM 13.3.1)."

How can this be resolved?

Solution

To resolve this issue, make sure that, when describing the external port, there are no extra underscore characters.

For example:

Valid declaration for an external port: fpga_0_FLASH_16Mx16_Mem_A_1

Invalid declaration for an external port: fpga_0_FLASH_16Mx16_Mem_A__1

AR# 29464
Date Created 12/10/2007
Last Updated 12/15/2012
Status Active
Type General Article