We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29471

LogiCORE Initiator/Target v3.164 for PCI - Release Notes and Known Issues for 9.2i IP Update 1 (9.2i_IP2)


This Release Note and Known Issues Answer Record is for the LogiCORE Initiator/Target v3.164 for PCI released in 9.2i IP Update 2, and contains the following information:

- General Information

- New Features

- Bug Fixes

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see (Xilinx Answer 29185).


General Information

The LogiCORE PCI v3.164 supports only Virtex-4, Spartan-3, and older architectures. For Virtex-5 devices, use the v4.5 PCI Core. For more information on this core, refer to (Xilinx Answer 29472).

- See (Xilinx Answer 22921) for general information regarding timing closure in Virtex-4 devices.

New Features

- ISE 9.2i SP3 software support

- Spartan-3AN support

- Extended Spartan-3A support

Resolved Issues

- None

Known Issues

- When I try to target a Spartan-3A DSP device and generate a 32-bit core for PCI, it fails and a license error occurs even though there is a valid license. You can work around this issue by changing the project options to target a Spartan-3 or Spartan-3A device. Regardless of the part selected in the Project Options, UCF files for all devices are delivered with the core.

AR# 29471
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article