UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29513

LogiCORE FIFO Generator v4.2 - In VHDL behavioral model, the UNDERFLOW flag does not work properly during RESET

Description

If read operation is performed during RESET, the UNDERFLOW flag should be asserted. However, it does not do so in VHDL behavioral model simulation.

Solution

This issue has been addressed in FIFO Generator v4.3. We strongly recommend an upgrade to v4.3, but if this is not possible please use the following information:

This is a VHDL behavioral model issue only. The UNDERFLOW flag will function properly in the device.

To work around this, use a structural simulation model. To generate a structural simulation model, open Project Options in the CORE Generator GUI. Click on Generation tab and change simulation files to "Structural."

AR# 29513
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article