UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29521

9.2i EDK, MPMC v3.00a - Timing failures in PLB and SDMA PIMs when using 2:1 memory to PLB ratio

Description

When using the PLB and SDMA PIMs with a 1:2 clock ratio to the memory clock, timing failures occur at a faster required memory clock rate. My PIM should be running at half the memory rate. How do I resolve this issue?

Solution

The failing paths that occur in the PLB and SDMA PIMs running at half rate are caused by multicycle logic used to support 1:1 clocking. This issue will be fixed in a new version of the MPMC and PIMs, to be delivered in the EDK 9.2i Service Pack 2 tools.

AR# 29521
Date Created 11/03/2007
Last Updated 05/22/2014
Status Archive
Type General Article