UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29556

LogiCORE Fast Fourier Transform (FFT) v4.1 - Why do I receive a 9.2.03i PAR segmentation Fault, when implementing a Virtex-5 Streaming Architecuture, with larger multipliers?

Description

Why do I receive a 9.2.03i PAR segmentation Fault, when implementing a Virtex-5 Streaming Architecture, with larger multipliers?

Solution

This is a known problem that will be fixed in a future ISE Service Pack. 

 

Large DSP48 Multipliers are built when the following criteria are met: 

- Input width is greater than 16 bits 

- Phase factor with greater than 17 bits 

- Unscaled and output width greater than 18 bits 

Information on how to calculate the output width can be found in the data sheet under the "Finite Word Length Considerations".

AR# 29556
Date Created 10/28/2007
Last Updated 05/22/2014
Status Archive
Type General Article