When does the FPGA capture BPI ROM data? Is it on the rising or falling CCLK edge?
The FPGA-generated address outputs are clocked by the falling edge of CCLK.
The BPI ROM input data is captured on the rising CCLK edge by the FPGA.
This information is not clear in the Spartan-3 Generation User Guide. It will be updated in the next revision.