UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29571

LogiCORE FIR Compiler v3.0 - Why is my filter output incorrect when I have a factional rate change filter, that spans multiple DSP48 columns?

Description

Why is my filter output incorrect when I have a factional rate change filter that spans multiple DSP48 columns?

Solution

This issue is resolved in the FIR Compiler v.3.1. 

 

This issue is due to a bug in the factional rate change filter design that causes lost when passing the results between columns. 

 

See (Xilinx Answer 29138) for a detailed list of LogiCORE FIR Compiler Release Notes and Known Issues.

AR# 29571
Date Created 10/28/2007
Last Updated 05/20/2014
Status Archive
Type General Article