UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29640

LogiCORE Endpoint for PCI Express - How do Xilinx endpoints for PCI Express handle Vendor Defined Messages?

Description

How do Xilinx Endpoints for PCI Express handle Vendor Defined Messages?

How should the user application handle Vendor Defined Messages when passed from the PCIe Core?

Solution

Many times, the switch or root complex communicating with the Xilinx endpoint core will transmit Vendor Defined Messages to the endpoint. The reason for these messages varies, and users should consult the documentation of the transmitting device to find the meaning of the Vendor Defined Message.

The Xilinx core passes all received Vendor Defined Messages to the user application. The user application must drain Vendor Defined Messages from the core to free up receive buffer space. The user application can discard these packets if they are not needed.

If the user application does not drain Vendor Defined Messages, the cores posted receive buffer might fill. Typical system behavior results in the root throttling the link due to lack of flow control credits advertised by the endpoint.

NOTE: This Answer Record applies to all PCIe Endpoint cores from Xilinx.

Revision History

10/29/2007 - Initial Release

10/12/2009 - Added "NOTE" indicating AR applies to all endpoint cores

AR# 29640
Date Created 11/03/2007
Last Updated 12/15/2012
Status Active
Type General Article