UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29650

LogiCORE RACH Preamble Detector v1.0 - Although the ce port can be enabled and/or disabled via the GUI, why is it always present in the top-level HDL and netlist?

Description

Although the ce port can be enabled and/or disabled via the GUI, why is it always present in the top-level HDL and netlist?

Solution

Even though the ce port can be enabled and/or disabled via the GUI, the information is not passed onto the top level of the core and so the ce port is always present in the top-level HDL and generated netlist. This can result in an implementation which is slightly larger than a core without the CE signal.

AR# 29650
Date Created 10/28/2007
Last Updated 05/22/2014
Status Archive
Type General Article