We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29680

9.2i SP3 PLL Clocking Wizard - The output phase shift values are incorrect


Some of the PLL output clock phase shift values provided in Architecture Wizard are incorrect. This depends on the combination of DIVCLK_DIVIDE, CLKOUTn_DIVIDE, and CLKFBOUT_MULT chosen for the PLL.


If you notice that the phase shift values chosen through Architecture Wizard are not matching the actual phase shift of the PLL output in hardware, please contact Xilinx Technical Support for assistance with determining valid phase shift values.

This issue will be fixed in 9.2i Service Pack 4 of ISE design tools through a tactical patch. Please contact Xilinx Technical Support for more information regarding this tactical patch.

AR# 29680
Date Created 11/03/2007
Last Updated 12/15/2012
Status Active
Type General Article