We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29687

9.2i Timing Analyzer/Virtes-5 - ODDR CE Timing inaccurate


The Virtex-5 ODDR and three drive registers (D1, D2 and CE) are clocked by the same clock. ODDR is working on SAME_EDGE mode. Considering CE for the falling edge data, the period constraint for net CE should be half of the period for D1 or D2. However, the period requirement for CE is the same as D1 or D2.


This issue is fixed in 10.1.

AR# 29687
Date Created 03/24/2008
Last Updated 01/18/2010
Status Archive
Type General Article