UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29713

9.2i Virtex-5 MAP - Crash during phase "Mapping design into LUTs..."

Description

My design crashes during MAP in the phase "Mapping design into LUTs...". Are there any known problems that cause this failure mode?

Solution

A case has been seen where MAP crashed during this phase due to a bug related to register pushing into DSP48Es. This bug will be fixed in version 10.1. Meanwhile, the problem can be avoided by setting an environment variable to disable the register push: 

 

Windows 

SET XIL_MAP_NO_DSP48E_AUTOREG=1 

 

Linux and Solaris 

setenv XIL_MAP_NO_DSP48E_AUTOREG 1 

 

For general information about setting ISE environment variable, see (Xilinx Answer 11630).

AR# 29713
Date Created 11/03/2007
Last Updated 05/22/2014
Status Archive
Type General Article