We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29744

LogiCORE FIR Compiler v3.2 - Why do the Coregen 'View Resource Utilization (Under Original Project Settings)' results differ from an ISE MAP report?


Why does the Coregen "View Resource Utilization (Under Original Project Settings)" results differ from a ISE MAP report?


When a FIR Compiler is generated there is the ability to view resource utilization. However, an issue has arisen where the logic is removed. In order to determine the resources used it is advised to use ISE project and a top-level file. In order to get started, the port declarations can be found in the VHO file. 


Please see (Xilinx Answer 29138) for a detailed list of LogiCORE FIR Compiler Release Notes and Known Issues.

AR# 29744
Date Created 11/13/2007
Last Updated 05/22/2014
Status Archive
Type General Article