UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29760

10.1 PACE - "ERROR:HDLParsers:3562 - pepExtractor.prj line 1 Expecting vhd or verilog keyword, found work"

Description

Keywords: PACE, Error, HDLParsers, 3562, Package

When trying to assign package pins in, I receive the following error:

ERROR:HDLParsers:3562 - pepExtractor.prj line 1 Expecting 'vhd ' or 'verilog' keyword, found 'work'

How do I overcome this issue?

Solution

This occurs when there are spaces embedded in the project location.

A bad example for project location would be:
C:/Documents and Settings/User/example.ise.

A good example fpr project location would be:
C:/ISE_tests/example.ise.

AR# 29760
Date Created 03/24/2008
Last Updated 06/21/2009
Status Active
Type General Article