UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - All Programmable
  2. Support
  3. AR# 29831: 9.2 System Generator for DSP - Why do I get timing errors when generating an Ethernet co-sim for the Spartan-3A DSP board?

AR# 29831

9.2 System Generator for DSP - Why do I get timing errors when generating an Ethernet co-sim for the Spartan-3A DSP board?

Description

When I try to generate any point-to-point, Ethernet hardware cosimulation at 100 MHz using a Spartan-3A DSP development board, the generation fails with a timing error. Why?

Solution

Currently, the Ethernet hardware cosimulation for the Spartan-3A DSP board supports only up to 66.6667 MHz. This design will be upgraded to support 100 MHz in a future version of Sysgen.

AR# 29831
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked