UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29866

9.2i CPLDFit - "ERROR:Cpld:1122 - The ClockDivider is assigned to pin '' of type 'GCK/I/O'..."

Description

When using the Clock Divider in CoolRunner-II CPLDs and using either GCK0 or GCK1 as the input clock, the following error occurs in CPLDfit :  

 

"ERROR:Cpld:1122 - The ClockDivider is assigned to pin '23' of type 'GCK/I/O'.  

The ClockDivider must either be assigned to the GCK2 pin or have no pin 

assignment" 

 

Can I connect the input clock of the clock divider to any GCK pin?

Solution

CoolRunner-II CPLDs (128 MCs or larger) provide a built-in hardware clock divider. Only GCK2 has the dedicated routing to the clock input of Clock Divider, i.e. neither GCK0 nor GCK1 can be assigned to CLKIN of ClockDivider.

AR# 29866
Date Created 11/30/2007
Last Updated 05/08/2014
Status Archive
Type General Article