We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29931

9.2i EDK, MPMC v3.00a - DDR memories return incorrect data when running <= 166MHz in Virtex-4 and Virtex-5 devices with MIG PHY


When using MPMC to connect to a DDR memory in a Virtex-4 or Virtex-5 device, the last data beat in a read burst is incorrect. How do I resolve this issue?


This issue is fixed starting with MPMC v3.00.b. The first tool version containing this fix is EDK 9.2i Service Pack 2.

AR# 29931
Date Created 12/11/2007
Last Updated 05/20/2014
Status Archive
Type General Article