UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30001

9.2i EDK, MPMC v3.00b - NPI Port 7 width set incorrectly to NPI Port 0 width

Description

When I am using an NPI PIM on Port 7, the data and control signal widths are set incorrectly to the NPI Port 0 width. How do I resolve this issue?

Solution

This is an issue with the MPD file. To resolve it, copy the MPMC pcore to the project pcore directory for editing. Then modify the following lines 1721 - 1724 from: 

 

PORT PIM7_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM0_DATA_WIDTH-1):0] 

PORT PIM7_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM0_DATA_WIDTH/8-1):0] 

PORT PIM7_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM7 

PORT PIM7_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM7, VEC = [(C_PIM0_DATA_WIDTH-1):0] 

 

 

To: 

PORT PIM7_WrFIFO_Data = WrFIFO_Data, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH-1):0] 

PORT PIM7_WrFIFO_BE = WrFIFO_BE, DIR = I, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH/8-1):0] 

PORT PIM7_WrFIFO_Push = WrFIFO_Push, DIR = I, BUS = MPMC_PIM7 

PORT PIM7_RdFIFO_Data = RdFIFO_Data, DIR = O, BUS = MPMC_PIM7, VEC = [(C_PIM7_DATA_WIDTH-1):0] 

 

 

This issue will be fixed in the newest version of the MPMC core, starting with EDK 10.1.

AR# 30001
Date Created 01/03/2008
Last Updated 05/22/2014
Status Archive
Type General Article