UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30006

9.2i EDK, MPMC v3.00b - ERROR:LIT:297 - BUFG or BUFGCTRL are the only valid components that can drive REFCLK pin

Description

When using a MPMC SDRAM PHY, I receive the following error during MAP:

"ERROR:LIT:297 - BUFG or BUFGCTRL are the only valid components that can drive

REFCLK pin of IDELAYCTRL symbol

MPMC3_SDRAM_CUSTOM/MPMC3_SDRAM_CUSTOM/gen_instantiate_idelayctrls[0].idelayct

rl0."

The MPMC_Clk_200MHz is not connected. How do I resolve this issue?

Solution

Set the MPMC C_NUM_IDELAYCTRL parameter to '0'. The SDRAM (not DDR or DDR2) PHY does not use IDELAYCTRLs.

A DRC check will be added starting with MPMC v4.00.a in EDK 10.1.

AR# 30006
Date Created 01/03/2008
Last Updated 12/15/2012
Status Active
Type General Article