We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30024

10.1 Floorplan Editor - I cannot see some of the pins that are LOC'ed in the UCF from the package view of Floorplan Editor


In Floorplan Editor, I cannot see some of the pins that have been LOC'ed in the UCF file. They appear in the Floorplan view, but not in the Package view. The design runs through implementation (specifically NGDBuild) without any problems and the pins are assigned correctly. Why do they not appear in Floorplan Editor?


This is a problem in Floorplan Editor where it does not recognize the bus delimiter in the UCF file unless it corresponds to the bus delimiter of the XST options. The default bus delimiter is <>, so if your UCF file contains entries similar to the following:

NET "my_bus[2]" LOC = E18;

then you should either change it to:

NET "my_bus<2>" LOC = E18;

or change the XST synthesis options to use the bus delimiter that corresponds to your UCF (you must also make sure that your UCF uses the same bus delimiters throughout).

AR# 30024
Date Created 06/12/2008
Last Updated 12/15/2012
Status Active
Type General Article