It always happens to a partition design which has PERIOD path. Cross-probing paths from the timing report to the translated (correlated) technology view results in an empty schematic.
This problem is scheduled to be fixed in the next major release of the design tools.