UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30045

10.1 Timing Analyzer/Floorplan Editor - Cross-probe fails when lower-level block is "Set as Top"

Description

If "Set as Top" was used to define a submoduel as the top-level module, implementation is run as normal, but cross-probing fails. A dialog is issued reading: 

 

"Unable to access design file. You may need to run the Implement Design Process."

Solution

This problem has been fixed in the latest 10.1 Service Pack 1 available at: 

http://www.xilinx.com/support/download/index.htm

AR# 30045
Date Created 06/12/2008
Last Updated 05/22/2014
Status Archive
Type General Article