We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30048

10.1 Timing Analyzer/Floorplan Implemented, Cross-Probing - Constraints are not annotated to the "Translated Path in Technology View" when cross-probing from Timing Analyzer


In a partitioned design, if I cross-probe a path that has constrained objects in it and select the Show Translated Path in Technology View -Exploration Mode, the schematic is displayed, but the constraints on the I/O and BUFG are not listed. However, if I cross-probe to the Implemented Path in Technology View, the constraints are correctly annotated for the IOB and BUFG.


This problem is scheduled to be fixed in the next major release of the design tools.

AR# 30048
Date 01/18/2010
Status Archive
Type General Article
Page Bookmarked