UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30097

Spartan-3AN - What does bit 0 of the Status Register represent?

Description

Spartan-3AN - What does bit 0 of the Status Register represent? The Spartan-3AN FPGA In-System Flash User Guide (UG333) is inconsistent.

http://www.xilinx.com/support/documentation/user_guides/ug333.pdf

Solution

As is outlined in the Spartan-3AN FPGA In-System Flash User Guide (UG333), bit 0 of the Status Register represents the Page Size. This indicates whether the page size of the main memory array is configured for "power of 2" binary page size (512 bytes) or standard DataFlash page size (528 bytes).

There are discrepancies between Table 6-1 and Table 6-6 in the UG333.

Table 6-6 is correct.

If bit 0 of the status register is a 1, then the page size is set to 512 bytes.

If bit 0 of the status register is a 0, then the page size is set to 528 bytes.

AR# 30097
Date Created 01/24/2008
Last Updated 12/15/2012
Status Active
Type General Article