UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30106

Spartan-3A/-3AN/-3A DSP - BSDL design warnings might not be in the .bsd file

Description

There are no DESIGN_WARNINGS listed in the BSDL file for the Spartan-3A device.

Solution

The following design warnings will be added to all of the Spartan-3A devices in the next release of the software.

attribute DESIGN_WARNING of device : entity is

"This is a preliminary BSDL file which has not been verified." &

"This BSDL file must be modified by the FPGA designer in order to" &

"reflect post-configuration behavior (if any)." &

"To avoid losing the current configuration, the boundary scan" &

"test vectors should keep the PROG_B pin" &

"high. If the PROG_B pin goes low by any means," &

"the configuration will be cleared." &

"PROG_B can only be captured, not updated." &

"The value at the pin is always used by the device." &

"HSWAP_EN, M0, M1, and M2 can only be captured, not updated." &

"The value at the pin is always used by the device." &

"The disable result of a 3-stated I/O in this file" &

"correspond to HSWAP_EN being high. When HSWAP_EN" &

"is low, change all PULL0s to PULL1." &

"In EXTEST, output and tristate values are not captured in the" &

"Capture-DR state - those register cells are unchanged." &

"In INTEST, the pin input values are not captured in the" &

"Capture-DR state - those register cells are unchanged." &

"The output and tristate capture values are not valid until after" &

"the device is configured." &

"The tristate control value is not captured properly when" &

"GTS is activated.";

AR# 30106
Date Created 01/21/2008
Last Updated 12/15/2012
Status Active
Type General Article