UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30163

LogiCORE 3GPP Downlink Chip Rate - Release Notes and Known Issues

Description

This Answer Record contains the Release Notes and Known Issues list for the CORE Generator LogiCORE 3GPP Downlink Chip Rate core. 

 

The following information is listed for each version of the core: 

- New Features 

- Bug Fixes 

- Known Issues 

 

LogiCORE 3GPP Downlink Chip Rate Lounge: 

http://www.xilinx.com/products/ipcenter/DO-DI-DLCR-3GPP.htm

Solution

General LogiCORE 3GPP Downlink Chip Rate Issues 

- N/A 

 

LogiCORE 3GPP Downlink Chip Rate v1.0 

Initial Release in ISE 9.2 IP Update 1 

New Features 

- The 3GPP Downlink Chip Rate Core provides an optimized core designed to support 3GPP TS Release 6 for Femto-cell, Pico-cell and Macro-cell solutions 

- Supports Virtex-4, Virtex-5 and Spartan-3A DSP devices 

Bug Fixes 

- N/A 

Known Issues 

- N/A

Linked Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
34026 LogiCORE 3GPP Downlink Chip Rate v1. 0 - How do I configure the IP for a P-CPICH physical channel? N/A N/A
AR# 30163
Date Created 03/10/2008
Last Updated 05/22/2014
Status Archive
Type General Article