AR #30188 - 10.1 EDK and EDK 10.1 SP1, xps_ll_temac_v1_01_a - Pause Packets when enabled cause the TEMAC to reject the packet as "bad", and any valid packet that follows is being rejected

Search Answers Database


 

10.1 EDK and EDK 10.1 SP1, xps_ll_temac_v1_01_a - Pause Packets when enabled cause the TEMAC to reject the packet as "bad", and any valid packet that follows is being rejected

AR# 30188
Part IP-Processor
Last Modified 2008-04-24 00:00:00.0
Status Active
Keywords Pause Packet, xps_ll_temac, crc, type/length

Description

Keywords: Pause Packet, xps_ll_temac, crc, type/length

When a pause packet is issued using the pause packet length register, any valid packet that follows is being rejected by the TEMAC by the RX logic.

The issue is that when a ?bad? packet is received, it is possible that the next good packet might also be rejected as ?bad?. Receiving a pause packet when pause packets are enabled causes the TEMAC to flag the packet as ?bad? so it will not be passed up to software since the packet will be consumed by the TEMAC in order to pause the transmit circuitry.

Solution

The fix involves a change to a single file. The corrected "rx_temac_if_sm.vhdl" file that fixes this issue is available at:

ftp://ftp.xilinx.com/pub/applications/misc/rx_temac_if_sm.zip

Please Unzip and place the "rx_temac_if_sm.vhdl" file in the local "pcore" directory of your current project.

The issue will be fixed in the xps_ll_temac_v1_01_b available with the EDK 10.1 sp2. The EDK 10.1 Service Pack 2 will be available at:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
 
 
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.