We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30234

10.1 EDK, MPMC v4.00.a - Refreshes are not performed during calibration of second-rank


During initialization and calibration, I see refreshes are applied only to one rank of a multi-rank DIMM. Is this a problem? How do I resolve this issue?


Refreshes not occurring during the calibration should not affect most designs. This becomes an issue only in the unlikely condition where data is meant to be kept after a memory/system reset condition, as the memory locations will not be refreshed as often as memory specification requires. However, this use case is not typically used since refreshes are not performed during the time the memory controller is in a reset condition anyway. 


Currently, no work-around is available. 


This issue is planned to be fixed in the latest MPMC memory controller starting in EDK 10.1, Service Pack 1.

AR# 30234
Date Created 02/22/2008
Last Updated 05/22/2014
Status Archive
Type General Article