We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30280

LogiCORE IP v1.1 CIC Compiler - When I implement a programmable rate filter I sometimes experience incorrect results in a behavioral simulation when SCLR is not used


Keywords: Cascaded Integrator Comb Compiler, sim, CORE Generator, sclr

The behavioral simulation results are incorrect for my programmable rate CIC Compiler filter if SCLR = false in the ".XCO" file.


This is a known issue in v1.1 of the CIC Compiler and will be fixed in the next release of the core.

To work around this issue, enable SCLR in the CIC Compiler GUI during generation.

For a detailed list of LogiCORE IP Cascaded Integrator Comb Compiler (CIC Compiler) Release Notes and Known Issues, see (Xilinx Answer 29297).

This issue is resolved in 11.3 with the latest version of the CIC Compiler v1.3.
AR# 30280
Date Created 02/12/2008
Last Updated 09/10/2009
Status Active
Type General Article