We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30295

10.1 EDK, MPMC v4.00.a - BitGen dangling pins and gated clocks warnings with MIG Spartan-3 PHY


Keywords: warning, PhysDesignRules, 372, 1060, gated, clock

During bitstream generation (BitGen) of a Spartan-3 MPMC design, multiple instances of the following warnings occur. Can they be ignored?

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
layed_col0<1> is sourced by a combinatorial pin. This is not good design
practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1060 - Dangling pins on
16_s36_s36.bram.A>:<RAMB16_RAMB16A>. The block is configured to use input
parity pins. There are dangling output parity pins.
DRC detected 0 errors and 5 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Yes, these warnings can be ignored. They occur due to the dynamic LUT delay chains that are utilized in the MIG Spartan-3 PHY.
AR# 30295
Date Created 02/22/2008
Last Updated 02/22/2008
Status Active
Type General Article