We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30323

LogiCORE RapidIO - Re-initialization is not forced following a change to Port Width Override


Changing the Port Width Override value in the Port n Control CSR (0x5C) should force re-initialization to change to the requested size. However, this does not currently happen.


This issue will be addressed in SRIO v4.4, expected for release in late May 2008. 


If you need a patch for this sooner, please open Xilinx Technical WebCase at 

Please have the Technical Support Engineer contact the RapidIO core expert.

AR# 30323
Date Created 02/21/2008
Last Updated 05/22/2014
Status Archive
Type General Article