We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30325

LogiCORE DDS (Direct Digital Synthesizer) Compiler v2.1 - Why does the phase adjustment for a multi-channel implementation not work correctly?


When I write a new phase value to the phase offset register for a specific channel, the output for that channel does not reflect this change.


This is a known issue with the DDS v2.1 and will be resolved in the next release of the core.

In multichannel designs with phase offset, there are circumstances in which the phase adjust value for channel N will in fact apply to channel N-1 (modulo number of channels). For example, in a three-channel design (channels 0, 1, and 2), the initial value of phase offset and any dynamically programmed value of phase offset for channel 1 will apply to channel 0, 2 to 1, and 0 to 2.

This defect applies only in the following circumstances: (Number of channels >1) AND (phase offset is constant or programmable) AND (DSP48 use is minimal OR (DSP48 use is maximal and latency is maximal or one less than maximal)). Maximal latency is the value when latency allocation is automatic.

AR# 30325
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked