We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30334

10.1 EDK, MPMC v4.00.a - Cannot find MIG /mig21/user_design/rtl/mig21.v for Virtex-5 DDR2 design


In the MPMC data sheet for converting a Virtex-5 DDR2 design, I need to open the mig21.v from my generated MIG project. However, I'm not able to find the file. How do I find the C_MEM_DQS_IO_COL and C_MEM_DQ_IO_MS parameter values for Virtex-5 DDR2 designs?


The correct file name is ddr2_sdram.v


For upgrading an existing MPMC v3 design, see (Xilinx Answer 29261)


This issue is planned to be fixed in the newest MPMC version to be released in EDK 10.1, Service Pack 1.

AR# 30334
Date Created 02/22/2008
Last Updated 05/22/2014
Status Archive
Type General Article