UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30397

9.2 Unisim - Output of BUFGCE VHDL Unisim model is delayed by one clock cycle

Description

Keywords : BUFGCE, VHDL, UNISIM, model

When I perform a VHDL simulation using the BUFGCE primitive, I can see that the clock is not shown on the output (O) until a rising clock edge later if the enable signal (CE) is asserted after a falling edge of the input clock (I). How can I resolve this problem?

Solution

This is a known issue and the model will be fixed in 10.1 Sp2. If you need a solution prior to the service pack, please contact Xilinx Technical Support http://www.xilinx.com/support/mysupport.htm.

AR# 30397
Date Created 03/04/2008
Last Updated 12/15/2012
Status Active
Type General Article