MPMC v3 and later do not use the CS_n for the upper DIMM, causing the lower DIMM to be accessed instead. How do I resolve this issue?
This issue is fixed starting in Xilinx EDK 10.1, Service Pack 1. Note that dual-DIMM designs will also be prohibited starting in the same version. See (Xilinx Answer 29993).