We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30460

10.1i Timing Analyzer/Floorplan Editor - Cross-probing with non-updated NCD shows incorrect path


After implementing my design, I cross-probe paths under a constraint and all is okay. I then make a change to the design in the UCF. When I try to cross-probe paths again under a constraint, the Floorplan implemented displays the original path from an older version of the constraints and implementation design files. 


When is this going to be fixed?


Timing Analyzer is retaining an older version of the design (NCD) in memory and using that for cross-probing the second time around. To work around this issue, shut down Project Navigator and reopen the project (without re-implementing) and cross-probing will display the correct path. This issue will be resolved in a future release of the design tools. 


This problem has been fixed in the latest 10.1 Service Pack available at: 

The first service pack containing the fix is 10.1 Service Pack 3 .

AR# 30460
Date Created 03/10/2008
Last Updated 05/20/2014
Status Archive
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • Less